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4-Bit Microprocessor: Design, Simulation,
Fabrication, and Testing
A.J. Ryan, G.O. Phillips, Dr. R.E. Pearson, Dr. L.F. Fuller
Abstract— The work presented demonstrates the unique
ability of Rochester Institute of Technology’s Microelectronic
Engineering department to design, simulate, fabricate, and test
complex digital integrated circuits. Utilizing the resources
available, the author would be the first undergraduate at RIT to
successfully drive the creation of a microprocessor from design
through fabrication to test. The microprocessor created is the
most complex digital circuit ever fabricated at RIT. Fabrication
was completed on three lots using the well-established RIT sub
gm CMOS Process. Functional CMOS transistors were
demonstrated at the Metal 1 level, but complex digital
integrated circuits were not realized beyond that.
I. INTRODUCTION
This 4-bit microprocessor incorporates the use of twoaccumulator circuits (A & B), rithmetic logic unit
(ALU), input register, instruction register, output
register, phase generator, program counter, and NMOS PLA
(microcontroller) properly integrated to create a functional
microprocessor. Within these cells digital logic gates are
used to create the lowest level of hierarchical building
blocks. These digital devices include flip flops, data latches,
full adders, inverters, multiplexers, NAND gates, NOR gates,
transmission gates, tn-state inverters, and XOR gates to
name a few. Simulation results verified the functionality of
the circuit schematic design.
Once the circuit schematics (digital and analog) were verified
to be functional through simulation, the microprocessor was
laid-out (VLSI) using the Mentor Graphics software package
in a hierarchical fashion. Layout versus schematic (LVS)
checks were performed verifying each sub cell needed to
create the complete 4-bit microprocessor.
Fabrication was completed on three lots (5 - 6” wafers per
lot) using the well-established RIT sub-tim CMOS Process.
Key process parameters include single work function
technology, localized oxidation of silicon (LOCOS)
isolation, low doped drains (LDD), sidewall spacers on the
gate, two levels of metallization, and 13 lithography levels,
with a minimum gate length of 2 tim.
Electrical testing and characterization showed functionality
of NMOS and PMOS transistors at the Metal 1 level, but
complex devices needing Metal 2 were not realized at the
time of this writing. Characterization of the root cause is
currently completed, and will be explained below.
II. THEORY
A microprocessor can be thought of as the “brain” of a
computer. All instructions that are to be executed are sent
through the microprocessor first. The digital circuit
schematic of the 4-bit microprocessor can be viewed below
in Figure 5.
The 4-bit microprocessor completed for this project includes
SRAM (given), program counter, instruction register, phase
generator, micro-controller PLA (given), accumulator A,
accumulator B, ALU, input register, and output register.
The input ports include the main clock, main clear, program
data in bus, and input bus. The two outputs include carry
out, and the output bus.
All components must work together in the proper fashion in
order for the complete processor to work. If any one
component fails to work as expected, the overall device will
fail to function properly.
The program counter is a 4-bit device that counts from 0000
to 1111. It monitors the address of the active instruction.
Initially the PC is set to 0000, so the microprocessor starts at
the first instruction of the memory. [1]
The SRAM program memory is an 8 by 8 bit memory array
that stores the program. Each program line has an 8-bit
format: the four most significant bits (MSB) are the
instruction itself. The least significant bits (LSB) are the
data attached to the instruction (if necessary). [1]
Accumulator A is a 4-bit register that stores the intermediate
results computed by the microprocessor. Upon request
(Enable A), the accumulator result is placed on the internal
bus (IB). [1]
Figure 5: 4—Bft Microprorecsor Schematic
Accumulator B is similar to Accumulator A. It is mainly
used to supply the number to be added or subtracted from
Accumulator A to execute an addition or subtraction.
Accumulator B is a 4-bit register. [1]
The ALU, or arithmetic unit, is a 4 bit device that performs
the operation S=A+B (addition) or SA+(not_B +1)
(subtraction). [1]
The Input Register is a 4-bit register that gives the
opportunity to transfer the data from the outside world into
the microprocessor. [1]
The Output Register, another 4-bit device, transfers the
contents of the internal bus to the outside world. Usually,
this instruction is performed at the end of the program to
display the result. The output register stored the output data
on the falling edge of the clock. [1]
The Phase Generator is a 4-bit device that counts phase
“pulses” in a fixed order. This device reacts to the clock,
and each bit pulses high every fourth clock pulse, for
duration of 1 clock pulse. [1]
The Instruction Register is an 8-bit register that stores the
currently addressed contents of the program memory. [1]
The Micro-Controller is a programmable logic array (PLA).
This device basically controls the entire microprocessor.
Triggering from the phase generator this device loads and
enables almost every other device in the 4-bit microprocessor
with the instruction bits. The symbols with inputs/output
labeled may be seen below.
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Figure 6: Mic —Co~roiler PLA I I
As stated above, all devices must be working in unison for
the entire 4-bit processor to function properly. If any one
given cell fails to function properly, the processor as a whole
will surely fail.
III. SCHEMATIC CAPTURE, SIMULATION, AND VLSI DESIGN
In order to properly digitally characterize a 4-bit
microprocessor, the circuit schematic needs to be properly
configured. This involved the schematic capture of each
individual sub-component.
Schematic captures were performed using Design Architect
from the Mentor Graphics Design Manager suite.
Once the gate level schematics were created (Design
Architect), symbols were generated. The symbols were
created to accommodate the inclusion of each component
into a larger circuit. This allowed for the use of a
hierarchical design. A hierarchical design makes
troubleshooting much easier, as adjustments can be made
the fly.
Once each component was schematically captured, they w~
digitally simulated in QuickSim II (Mentor Graphics). Tl
was to verify functionality. In theory, if each sub-componc
simulates as expected, the overall microprocessor x~
function as expected. However, naming issues and ot~
various minute nuances can cause the overall device
function incorrectly or not at all.
Once all sub-components were simulated, their symbols wc
integrated into the whole 4-bit microprocessor schemat
This included the use of busses and rippers, port’s, win
and the symbols of each sub-component.
The complete processor was then simulated using QuickS
II. A program was loaded into the SRAM device ti
controlled the behavior of the simulation. Simulation
verifies that the input data is being properly delivered to
rest of the circuit. Simulation 2, verifies the over
functionality of the complete 4-bit processor. Lastly,
simulation of the student’s choosing was to be run a
evaluated for correctness. This completed the requiremel
for the digital simulation of the 4-bit microprocessor.
As stated above, each individual sub-component v~
schematically captured and simulated to characterize
device.
I .
Figuiv 7: Program Counter Schematic Capture
Figure 3 shows the schematic capture of the progrt
counter. This schematic includes the use of a single tx~
input Nand gate, an inverter logic gate, and four flip-flops.
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Figure 4 represents the simulated program counter.
output bits respond to the enable count input pulsing high
the falling edge of the clock. The output bus counts dm
from 16 in binary (F in hexadecimal) with each compll
clock count. The individual output bits can be viewed at I
bottom, and represent the “output bus” on a bit level.
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Figure 5, above, shows the gate level schematic of the
instruction register. This included the use of two inverters, a
single and logic gate, four tn-state inverters, and 8 flip-flops.
The instruction register is an 8-bit device. The memory bus
accounts for the 8-bits on the input side. The outputs include
4-bits dedicated to the instruction bus, and 4-bits to the
internal bus (IB).
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Figure 6 represents the digitally simulated instruction
register. With an input of “0 5”, this device reacts to the
falling edge of the clock signal. At the falling edge of the
first clock pulse, a value of 0 is sent to the TB, whereas a
value of 5 is sent to the instruction line. Both the instruction
bus and TB are set to 0 when the reset is triggered.
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Figure 7, shows the schematic of a 4-bit phase generator.
This device includes the use of two inverters, four xor logic
gates, and four flip-flops. The preset inputs on the flip-flops
are all tied high (VCC) on this device.
S __
Figure 8, shows the output waveforms from the digital
simulation of the phase generator. This device shows that
the output phase bus reacts to the falling edge of the clock.
Starting with the least significant bit (phase 0), each output
bit goes high for the duration of one clock pulse width, and
then goes low, as the next bit is pulsed high for the duration
of one clock pulse width. The output bus counts 1, 2, 4, and
8 in succession as the clock cycles through the pulses.
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Figure 9 shows the circuit schematic of accumulator A. This
device includes the use of a single tow-input nand gate, a
single inverter, four tn-state inverters, and four flip-flops.
This four-bit device sent four bits to the IB, and four bits to
the ALU.
I it~nre 14: .4ccuiuuh+tor .4 Sim Lat~on
Figure 10 shows the simulated output of accumulator A.
When the input is loaded with a value of 5, and enable A
held low, the ALU bit gets loaded with a value of 5 on the
falling edge of the clock. When the Enable A input is pulsed
high, the TB reacts by being loaded with the input value.
Both output bits are reset to 0 when the clear input is pulsed
high. With enable A held high and clear held low, both the
TB and ALU busses are loaded with the value on the input
bus.
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Figure 11 shows the layout of the Accumulator A circuit.
Fig u re.6: ccc mulato Sc henn;tic Cart nrc
The schematic of accumulator B is very similar to that of
accumulator A. Like accumulator A this device includes the
use of a single two-input nand gate, a single inverter, and
four flip-flops. This device outputs all four-bits to the ALU.
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The simulation of accumulator B shows that the device reacts
to falling edge of the clock. With the input held at a value of
5, the output is loaded with the same value at the falling edge
of the clock. The output is set to a value of 0 as the clear
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Figure 14 shows the schematic capture of the A]
(Add/Subtract) circuit. This rather complex device incluc
the use of four inverters, five multiplexors (mux), four I
adder circuits, and four tn-state buffers. This device tal
the outputs of accumulator A and accumulator B and outp
them to a single four-bit output.
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Figure 19: ALL Sir i lation
Figure 15 shows the output waveforms of the ALU circi
When the AddSub input is high the device performs
subtraction function (A from B). When the AddSub input
held low the device is supposed to perform an additi
function. This subtraction function is shown cleanly on~
Sum bus; however there seems to be a problem with
addition function. This may explain the initial problems t
were noticed with the ALU in the larger microproces
simulations. Instead of reading a value of 7, a value of ‘x
shown. The fact that this device does not perform
addition function explains why the overall device fails
function properly on at the ALU bus. Update: this dev
was fixed and the addition operation was restored to work
order. This enabled the entire microprocessor to function
desired. The high impedance seen on the Cout line ~
fixed as well.
I ~ ~
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Figure 16 shows the schematic of the input register. 1
simplest component of the 4-bit microprocessor, this dev
only includes the use of four tn-state buffer logic gates. 1
4-bit device supplies the TB with 4-bits of data.
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Figure 21: Input Register Simulation
Figure 17 shows the simulation of the input register. It’s
very simple. With enable held high, the output bus replicates
the data loaded onto the input bus.
H: 1
Figure 18 shows the circuit schematic of the output register.
This device uses two inverters, a single two-input nand gate,
and 4 flip-flops. The output of this device is the output of
the entire 4-bit microprocessor. The input of this device
comes from the four-bits of the lB. The inverter shown after
the nand gate was removed by the end o the project. Figure
18 shows a rising edge device, whereas we needed the
processor to react to the falling edge. Removing the inverter
gate fixed this problem, and allowed the processor to
function as desired.
Figure 23: Output Register Sioroolatiou
Figure 19 shows the simulation of the output register. With
the lB loaded with a value of 5, the device reacts to the rising
edge of the clock. As explained above, this device was
converted over to a falling edge device. This colTection
enabled the microprocessor to function properly. At the first
rising edge (converted to falling edge), the output is loaded
with the value seen on the input. The output shows that
value, until the circuit is reset, at which point the output bus
is loaded with a value of
0.
Figure 21 shows simulation 1, performed to verify that the
input data was correctly being delivered to the instruction
register. All outputs reacted to falling edge of the clock
signal. With each clock pulse the instruction register is
loaded with the first value of the program data, at the same
time the TB is loaded with the second value of the program
data. As the phase bits count up, the SRAM address also
counts up reacting every 4th pulse width of the clock.
Simulation 1 used a clock period set to 100. The main clear
input was held at 5 at time 0, and pulsed down to 0 at time
10. The simulation was run for 3600.
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Figure 26: 4-Bit Microprocessor Simulation 2
Simulation 2, shown in Figure 22, shows the output of the
overall circuit. First, the device performs an addition
operation (5+2=7). Next, 4 is added to the output giving a
value of B. B is then sent to the output line. Then, a value
of 4 is subtracted from ‘C’, giving a value of 8. This is then
sent to the output line. The device then goes into a state of
‘No-Op’.
program data in bus, and input bus. The two outputs include
carry out, and the output bus.
This hierarchical design allowed for relatively easy
troubleshooting of an individual sub-component, which
would flow through all designs using that part. This is a
novel idea, however it only works when you can access it.
The problems encountered with this device were fixed, and
the hierarchical design allowed for corrections to be made.
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figure 24: (~onop1ete 4—Ilk \licroprocessor Schematic Capture
Figure 20 shows the 4-bit microprocessor completely wired
together. This includes all of the sub-components integrated

















Figure 27: Custom 514AM t’rogram for Simulation 3
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Figure 25 shows the analog version of the circuit schematic.
This schematic also left the SRAM cell off of the schematic
with additional input and outputs to compensate.
Figure 26 shows the VLSI layout created from the anal
schematic shown in figure 25. This layout is a floor plan
how the microprocessor will look when fabricated on I
silicon wafers. The layout was used to create the lithograp
masks needed to fabricate the digital circuit.
IV. FABRICATION
Fabrication was completed on three lots (Five 6” wafers I
lot) using the well-established RIT sub-l.tm CMOS Proce
This process was developed and characterized by Dr. Ly
Fuller at RIT. Key process parameters include single wc
function technology, localized oxidation of silicon (LOCC
isolation, low doped drains (LDD), sidewall spacers on 1
gate, two levels of metallization, and 13 lithography levt
with a minimum gate length of 2 l.tm. The complete pron
flow can be viewed below in Figure 27.
Step Process Area CommentNo.
1 Scribe Scribe Wafer ID
2 4-Pt Probe Metrology Resistivity
Particle3 RCA Clean Wets
Measurements
4 Pad Oxide Diffusion 500A Dry Ox
5 Pad Nitride CVD 1 500A Nitride
6 Level I Litho N-Well
Pad Nitride
7 Etch Plasma EtchEtch
N-Well Phos, l5OkeV,8 ImplantImplant 9.5E12
9 Resist Ash Etch
10 RCA Clean Wets
1 1 Well Oxide Diffusion 5000A Wet
.UIJ1J.iii.’i..iI.Ii F-1JJI111 i• uhF- lii ~h[ihhb ~i1Jhi
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Figure 24 shows the simulation of a custom instruction set,
created by myself. First, using an LDA operation, the
program data is loaded to the JR and lB. Next an addition
operation is performed adding 3 and 7. The resulting value
of ‘A’ is then sent to the output line. Next ‘A’ is subtracted
from ‘D’ giving a result of 3. This is then sent to the output
line. ‘3’ is then added to ‘2’ yielding a value of ‘5’. ‘5’ is
then subtracted from ‘6’ yielding ‘1’. This value is then sent
to the output line, before the device goes into a “No-Op”
state. This custom simulation gave great insight to the
overall ‘~“~ - f4~ - - “~
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12 Etch Hot Phos
Etch
P-Well Boron, 5OkeV,13 Implant
Implant 2E13





16 RCA Clean Wets
17 Pad Oxide Diffusion 500A Dry Ox
18 Pad Nitride CVD 3500A Nitride
19 Level 2 Litho Active
Pad Nitride
20 Etch Plasma Etch
Etch
21 Resist Ash Etch
22 Level 3 Litho P-Well Stop
Channel Stop Boron, I OOkeV,23 ImplantImplant 8E13
24 Resist Ash Etch
25 RCA Clean Wets
26 Field Oxide Diffusion 6500A Wet Ox
Pad Nitride27 Etch Hot Phos
Etch
Pad Oxide28 Etch BOE
Etch
29 Kooi Oxide Diffusion 1 000A Wet Ox
Blanket Vt Boron, 6OkeV,
30 Implant
Implant 7E1 1
31 Level 4 Litho PMOS Vt Adjust
PMOS Vt Boron, 6OkeV,
32 Implant
Implant 2.6E12




35 RCA Clean Wets
36 Gate Oxide Diffusion 1 5oA Dry Oxide
37 Poly Dep CVD 6000A Poly
38 Poly Dope Diffusion N+
39 Etch SOG Etch BOE
40 4-Pt Probe Metrology Sheet Resistance
41 Level 5 Litho Poly
42 Poly Etch Etch Plasma Etch
43 Resist Ash Etch




46 Resist Ash Etch
47 Level 7 Litho p-LDD
p-LDD Boron,48 ImplantImplant 5OkeV,4E13
49 Resist Ash Etch
50 RCA Clean Wets
51 TEOS Dep CVD PECVD 4000A




54 Level 8 Litho N+ D/S
~ N+ D/S Phos, 6OkeV,ImplantImplant 2EI5
56 Resist Ash Etch poop
57 Level 9 Litho P+ D/S
p+ D/S Boron, 5OkeV,Implant58 Implant 2EI5
59 Resist Ash Etch
60 RCA Clean Wets
61 D/S Implant Diffusion
Anneal
62 TEOS Dep CVD 4000A PECVD
63 Level 10 Litho Contact Cut
64 Contact Cut Etch BOE
Etch
65 Resist Ash Etch
66 RCA Clean Wets
0.75 pmAl67 Metal 1 Dep Metal (sputtered)
68 Level 11 Litho Metal 1
69 Metal 1 Etch Etch Plasma Etch
70 Resist Ash Etch
71 TEOS Dep CVD 4000A PECVD
72 Level 12 Litho Via
73 Via Etch Etch BOE
0.75 limAl74 Metal 2 Dep Metal (sputtered)
75 Level 13 Litho Metal 2
76 Metal 2 Etch Etch Plasma Etch
77 Resist Ash Etch
78 Sinter Diffusion
SEM, See if stuff
~ Electrical Test works....
Fi~:re 31: RIT Sub~~pm CMOS Process 121
contact
Figure 32: CMOS Cross Section 121
Figure 28 shows the cross section of the CMOS devices.
This project included many firsts for the RIT
Microelectronic Engineering department. These firsts include
the true implementation of a 4-level per plate lithography
setup, and first use of the tiny chip I/O padframe and probe
card. This circuit is the most complex digital IC ever
fabricated in the SMFL.
LJW:214 PMOS Family of Curves
Figures 31 and 32 show the I-V characteristics of a
(L/W) PMOSFET. The family of curves shows a dn
current of —0.3 mA when 5 volts is applied to the gate
saturation mode. The Id versus Vgs plot shown in Figure
shows a threshold voltage (Vt) of -1.2 volts. Also tak
from this plot, the max transconductance was found to be’
6.25 1iS.
V. RESULTS AND ANALYSIS
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LIW:214 NMOS ID VS VOS
Figures 33 and 34 show the I-V characteristics of a 2/4
(L/W) NMOSFET. The family of curves shows a drain
current of —~0.4 mA when 5 volts is applied to the gate in
saturation mode. The Id versus Vgs plot shown in Figure 34
shows a threshold voltage (Vt) of 0.8 volts. Also taken
from this plot, the max transconductance was found to be
10 jiS.
Scanning electron microscopy (SEM) was performed.
Resulting images may be viewed below.
Fi~i ~ I: ~ ~Ie 5L3 ~ fl S 1)eviee
Beyond single devices, it was found through electrical testing
that more complex integrated circuits were non-functional.
An in depth look at the metallization process through
electron microscopy was performed to try and pinpoint the
root cause.
Initially believed to be an improper via etch, it was found
that the root cause behind non-functioning devices needing
M2 was due to oxidation of the Ml film. Post via etch, a 34
nm Aluminum Oxide (Al203) had formed prior to the M2
deposition. This may have formed during the photoresist ash
process that uses an oxygen plasma at increased
temperatures. This is clearly shown in Figure 39. This thin
oxide is an insulating barrier between the Ml and M2 films.
This forms a fairly large capacitor causing the devices to be
non-functional under CMOS test conditions. The SEM’s that
were taken verifkj the highly probable reason as to why
VG
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devices needing M2 do not function. For future work, a
sputter etch immediately prior to the M2 deposition would
help mitigate this problem.
VI. CONCLUSION
The creation of working transistors and simple devices is a
major milestone on the path to demonstrating complex digital
circuits. The RIT Sub-jim process has been proven to be a
robust technology that yields functional devices. SPICE
models for this technology have allowed for the proper
simulation and layout of the circuits. Although many
obstacles have occurred during the fabrication process, skill
based engineering has allowed for the rectification of most of
the issues. Oxidation of the metal 1 film was found to be the
root cause as to why devices needing metal 2 were non
functional. It is believed that utilization of a sputter etch
prior to the metal 2 deposition would solve this problem.
Although complex digital integrated circuits were not
realized, the project is still widely viewed as a success.
Insight has also been gained in many problem areas of the
CMOS process, which can be improved upon in future
projects. Much progress has been made towards the
feasibility of complex digital circuits, such as a 4-bit
microprocessor to be designed, simulated, fabricated, and
tested to be functional at RIT.
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